tvm-commits mailing list archives

Site index · List index
Message view « Date » · « Thread »
Top « Date » · « Thread »
From tqc...@apache.org
Subject [incubator-tvm] branch master updated (6fea4bd -> 82d157f)
Date Tue, 23 Jun 2020 00:47:13 GMT
This is an automated email from the ASF dual-hosted git repository.

tqchen pushed a change to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-tvm.git.


    from 6fea4bd  [COMMUNITY] Matthew Brookhart -> Reviewer (#5886)
     add 82d157f  [TIR][REFACTOR][API-CHANGE] Change Call.name to Call.op(RelayExpr) (#5863)

No new revisions were added by this update.

Summary of changes:
 include/tvm/relay/expr.h                           |   2 +-
 include/tvm/tir/builtin.h                          | 540 +++++++++++++++++++++
 include/tvm/tir/expr.h                             | 399 +--------------
 include/tvm/tir/function.h                         |   4 +-
 include/tvm/tir/op.h                               |   8 +-
 .../tvm/tir/op_attr_types.h                        |  30 +-
 include/tvm/tir/stmt.h                             |   4 +-
 python/tvm/contrib/nvcc.py                         |   3 +-
 python/tvm/target/datatype.py                      |  11 +-
 python/tvm/target/intrin.py                        |  10 +-
 python/tvm/te/hybrid/calls.py                      |   2 +-
 python/tvm/tir/expr.py                             |  22 +-
 python/tvm/tir/ir_builder.py                       |   2 +-
 python/tvm/tir/op.py                               |  81 ++--
 src/arith/const_int_bound.cc                       |   6 +-
 src/arith/ir_mutator_with_analyzer.cc              |   9 +-
 src/arith/modular_set.cc                           |   3 +-
 src/arith/pattern_match.h                          |  45 +-
 src/arith/rewrite_simplify.cc                      |  10 +-
 src/contrib/hybrid/codegen_hybrid.cc               |  31 +-
 src/ir/op.cc                                       |   2 +-
 src/printer/tir_text_printer.cc                    |  15 +-
 src/relay/transforms/pass_util.h                   |   4 +-
 src/target/intrin_rule.h                           |  16 +-
 src/target/llvm/codegen_arm.cc                     |  15 +-
 src/target/llvm/codegen_cpu.cc                     |  66 +--
 src/target/llvm/codegen_cpu.h                      |   5 +-
 src/target/llvm/codegen_llvm.cc                    |  76 +--
 src/target/llvm/codegen_llvm.h                     |  10 +-
 src/target/llvm/codegen_nvptx.cc                   |   8 +-
 src/target/llvm/codegen_x86_64.cc                  |   4 +-
 src/target/llvm/intrin_rule_llvm.cc                |  20 +-
 src/target/llvm/intrin_rule_llvm.h                 |   6 +-
 src/target/llvm/intrin_rule_nvptx.cc               |  17 +-
 src/target/llvm/intrin_rule_rocm.cc                |  34 +-
 src/target/source/codegen_c.cc                     | 186 +++----
 src/target/source/codegen_c.h                      |  17 +
 src/target/source/codegen_c_host.cc                |   6 +-
 src/target/source/codegen_cuda.cc                  | 123 ++---
 src/target/source/codegen_cuda.h                   |   7 +
 src/target/source/codegen_metal.cc                 |   2 +-
 src/target/source/intrin_rule_cuda.cc              |  58 ++-
 src/target/source/intrin_rule_opencl.cc            |   4 +-
 src/target/spirv/codegen_spirv.cc                  |  29 +-
 src/target/spirv/intrin_rule_spirv.cc              |   4 +-
 src/target/stackvm/codegen_stackvm.cc              |  49 +-
 src/target/stackvm/codegen_stackvm.h               |   4 +
 src/te/autodiff/jacobian.cc                        |  34 +-
 src/te/operation/compute_op.cc                     |   3 +-
 src/te/operation/cross_thread_reduction.cc         |   4 +-
 src/te/operation/extern_op.cc                      |   2 +-
 src/te/operation/tensor_compute_op.cc              |   5 +-
 src/te/operation/tensorize.cc                      |   4 +-
 .../schedule_postproc_rewrite_for_tensor_core.cc   |  33 +-
 src/tir/analysis/verify_memory.cc                  |   3 +-
 src/tir/ir/buffer.cc                               |   3 +-
 src/tir/ir/expr.cc                                 |  45 +-
 src/tir/ir/expr_functor.cc                         |   2 +-
 src/tir/ir/stmt.cc                                 |   8 +
 src/tir/op/builtin.cc                              | 155 ++++++
 src/tir/{ir => op}/op.cc                           | 172 ++++++-
 include/tvm/relay/op.h => src/tir/op/runtime.cc    |  24 +-
 src/tir/transforms/arg_binder.cc                   |  27 +-
 src/tir/transforms/bf16_legalize.cc                |   5 +-
 src/tir/transforms/bound_checker.cc                |   3 +-
 src/tir/transforms/combine_context_call.cc         |  11 +-
 src/tir/transforms/coproc_sync.cc                  |  22 +-
 src/tir/transforms/inject_virtual_thread.cc        |   9 +-
 src/tir/transforms/ir_util.h                       |  14 +-
 src/tir/transforms/loop_partition.cc               |   9 +-
 .../transforms/lower_device_storage_access_info.cc |   3 +-
 src/tir/transforms/lower_intrin.cc                 |  20 +-
 src/tir/transforms/lower_thread_allreduce.cc       |  19 +-
 src/tir/transforms/lower_tvm_builtin.cc            |  58 +--
 src/tir/transforms/lower_warp_memory.cc            |   5 +-
 src/tir/transforms/make_packed_api.cc              |   7 +-
 src/tir/transforms/narrow_datatype.cc              |  35 +-
 src/tir/transforms/rewrite_unsafe_select.cc        |   7 +-
 src/tir/transforms/split_host_device.cc            |   3 +-
 src/tir/transforms/storage_access.cc               |   6 +-
 src/tir/transforms/storage_flatten.cc              |  10 +-
 src/tir/transforms/storage_rewrite.cc              |   9 +-
 src/tir/transforms/tensorcore_infer_fragment.cc    |   8 +-
 src/tir/transforms/thread_storage_sync.cc          |  11 +-
 src/tir/transforms/vectorize_loop.cc               |  18 +-
 tests/cpp/ir_functor_test.cc                       |   6 +-
 tests/python/relay/test_ir_parser.py               |   4 +-
 .../unittest/test_arith_canonical_simplify.py      |   3 +-
 .../python/unittest/test_target_codegen_c_host.py  |   2 +-
 tests/python/unittest/test_target_codegen_llvm.py  |  12 +-
 .../unittest/test_target_codegen_static_init.py    |   2 +-
 .../unittest/test_te_schedule_tensor_core.py       |   8 +-
 tests/python/unittest/test_tir_constructor.py      |   6 +-
 tests/python/unittest/test_tir_nodes.py            |  27 +-
 .../unittest/test_tir_stmt_functor_ir_transform.py |   9 +-
 .../unittest/test_tir_transform_bf16_legalize.py   |  12 +-
 .../test_tir_transform_combine_context_call.py     |   2 +-
 .../unittest/test_tir_transform_coproc_sync.py     |  20 +-
 .../test_tir_transform_inject_double_buffer.py     |   2 +-
 .../test_tir_transform_inject_virtual_thread.py    |   2 +-
 .../test_tir_transform_rewrite_unsafe_select.py    |   6 +-
 .../unittest/test_tir_transform_storage_flatten.py |   2 +-
 .../unittest/test_tir_transform_thread_sync.py     |   2 +-
 .../unittest/test_tir_transform_vectorize.py       |   4 +-
 topi/include/topi/detail/extern.h                  |   9 +-
 topi/include/topi/elemwise.h                       |   4 +-
 topi/python/topi/arm_cpu/bitserial_conv2d.py       |  10 +-
 topi/python/topi/arm_cpu/tensor_intrin.py          |   4 +-
 topi/python/topi/cuda/nms.py                       |   5 +-
 topi/python/topi/cuda/rcnn/proposal.py             |   4 +-
 topi/python/topi/cuda/sort.py                      |   6 +-
 topi/python/topi/cuda/tensor_intrin.py             |  11 +-
 topi/python/topi/x86/tensor_intrin.py              |  14 +-
 topi/tests/python/test_topi_basic.py               |   2 +-
 topi/tests/python/test_topi_math.py                |   6 +-
 tutorials/language/intrin_math.py                  |  12 +-
 tutorials/optimize/opt_conv_tensorcore.py          |   8 +-
 vta/python/vta/environment.py                      |  14 +-
 vta/python/vta/intrin.py                           |   8 +-
 vta/python/vta/transform.py                        |  27 +-
 120 files changed, 1909 insertions(+), 1191 deletions(-)
 create mode 100644 include/tvm/tir/builtin.h
 copy src/runtime/rpc/rpc_socket_impl.h => include/tvm/tir/op_attr_types.h (62%)
 create mode 100644 src/tir/op/builtin.cc
 rename src/tir/{ir => op}/op.cc (82%)
 copy include/tvm/relay/op.h => src/tir/op/runtime.cc (67%)


Mime
View raw message