stdcxx-issues mailing list archives

Site index · List index
Message view « Date » · « Thread »
Top « Date » · « Thread »
From "Martin Sebor (JIRA)" <j...@apache.org>
Subject [jira] Updated: (STDCXX-819) [MSVC] numeric_limits::quiet_NaN() and signaling_NaN() bits differ from native STL
Date Wed, 02 Apr 2008 15:03:24 GMT

     [ https://issues.apache.org/jira/browse/STDCXX-819?page=com.atlassian.jira.plugin.system.issuetabpanels:all-tabpanel
]

Martin Sebor updated STDCXX-819:
--------------------------------

    Summary: [MSVC] numeric_limits::quiet_NaN() and signaling_NaN() bits differ from native
STL  (was: [_MSC_VER] Binary representation of the numeric_limits<>::quiet_NaN() and
numeric_limits<>::signaling_NaN() is different from binary representation in native
STL)

Replaced [_MSC_VER] tag with [MSVC] in Summary for consistency with other MSVC issues and
abbreviated the rest of the text to make it more easily readable in reports.

> [MSVC] numeric_limits::quiet_NaN() and signaling_NaN() bits differ from native STL
> ----------------------------------------------------------------------------------
>
>                 Key: STDCXX-819
>                 URL: https://issues.apache.org/jira/browse/STDCXX-819
>             Project: C++ Standard Library
>          Issue Type: Bug
>          Components: 26. Numerics
>    Affects Versions: 4.1.2, 4.1.3, 4.1.4, 4.2.0
>         Environment: MSVC and ICC/Windows
>            Reporter: Farid Zaripov
>             Fix For: 4.2.1
>
>
> The binary representation of NAN's in stdcxx:
> {noformat}
> #define _RWSTD_FLT_QNAN_BITS  { 0, 0, '\xc0', '\xff' }
> #define _RWSTD_FLT_SNAN_BITS  { '\x1', 0, '\x80', '\x7f' }
> #define _RWSTD_DBL_QNAN_BITS  { 0, 0, 0, 0, 0, 0, '\xf8', '\xff' }
> #define _RWSTD_DBL_SNAN_BITS  { '\x1', 0, 0, 0, 0, 0, '\xf0', '\x7f' }
> #define _RWSTD_LDBL_QNAN_BITS  { 0, 0, 0, 0, 0, 0, '\xf8', '\xff' }
> #define _RWSTD_LDBL_SNAN_BITS  { '\x1', 0, 0, 0, 0, 0, '\xf0', '\x7f' }
> {noformat}
> The binary representation of the same things in MSVC STL:
> {noformat}
> #define _RWSTD_FLT_QNAN_BITS  { 0, 0, '\xc0', '\x7f' }
> #define _RWSTD_FLT_SNAN_BITS  { '\x1', 0, '\xc0', '\x7f' }
> #define _RWSTD_DBL_QNAN_BITS  { 0, 0, 0, 0, 0, 0, '\xf8', '\x7f' }
> #define _RWSTD_DBL_SNAN_BITS  { '\x1', 0, 0, 0, 0, 0, '\xf8', '\x7f' }
> #define _RWSTD_LDBL_QNAN_BITS  { 0, 0, 0, 0, 0, 0, '\xf8', '\x7f' }
> #define _RWSTD_LDBL_SNAN_BITS  { '\x1', 0, 0, 0, 0, 0, '\xf8', '\x7f' }
> {noformat}

-- 
This message is automatically generated by JIRA.
-
You can reply to this email to add a comment to the issue online.


Mime
View raw message