Return-Path: Delivered-To: apmail-harmony-dev-archive@www.apache.org Received: (qmail 99272 invoked from network); 22 Mar 2007 10:48:26 -0000 Received: from hermes.apache.org (HELO mail.apache.org) (140.211.11.2) by minotaur.apache.org with SMTP; 22 Mar 2007 10:48:26 -0000 Received: (qmail 62683 invoked by uid 500); 22 Mar 2007 10:48:31 -0000 Delivered-To: apmail-harmony-dev-archive@harmony.apache.org Received: (qmail 62658 invoked by uid 500); 22 Mar 2007 10:48:30 -0000 Mailing-List: contact dev-help@harmony.apache.org; run by ezmlm Precedence: bulk List-Help: List-Unsubscribe: List-Post: List-Id: Reply-To: dev@harmony.apache.org Delivered-To: mailing list dev@harmony.apache.org Received: (qmail 62649 invoked by uid 99); 22 Mar 2007 10:48:30 -0000 Received: from herse.apache.org (HELO herse.apache.org) (140.211.11.133) by apache.org (qpsmtpd/0.29) with ESMTP; Thu, 22 Mar 2007 03:48:30 -0700 X-ASF-Spam-Status: No, hits=-0.0 required=10.0 tests=SPF_PASS X-Spam-Check-By: apache.org Received-SPF: pass (herse.apache.org: domain of xiaofeng.li@gmail.com designates 66.249.82.238 as permitted sender) Received: from [66.249.82.238] (HELO wx-out-0506.google.com) (66.249.82.238) by apache.org (qpsmtpd/0.29) with ESMTP; Thu, 22 Mar 2007 03:48:21 -0700 Received: by wx-out-0506.google.com with SMTP id i26so701372wxd for ; Thu, 22 Mar 2007 03:48:00 -0700 (PDT) DKIM-Signature: a=rsa-sha1; c=relaxed/relaxed; d=gmail.com; s=beta; h=domainkey-signature:received:received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:content-transfer-encoding:content-disposition:references; b=B+L0c2mlXNkylY0pOtgFugJ+WBuQ3vwDFAv44HRSpaRWoe6p/BJrhgsle2KXiDeKOYKMdi2OxZrl5KMOQK/pZdBV+HCC6g2Vjb+hNKdXGza9WM1f9J0Z6Zu/uO5G2NWy3WodZdg8ftkRzvjlSonnK4VMKyefuG3ANq+OGqBXYBI= DomainKey-Signature: a=rsa-sha1; c=nofws; d=gmail.com; s=beta; h=received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:content-transfer-encoding:content-disposition:references; b=AO0tmvw4Tr1+s5u00R4K04NMVYD4hBd2NTHiB4/j6YzvIFRDiOl8CYzydQTVnJDzzcpDG7E7nrhzgK+2HKVuQvp1kM+W04At67OA5h1yJJon980FX7JzEEZpIg5+dCmYCb00MqS4bVR757+bznCJzD4ydpRArP6XISTqRVXxu/0= Received: by 10.90.92.7 with SMTP id p7mr3152334agb.1174560480811; Thu, 22 Mar 2007 03:48:00 -0700 (PDT) Received: by 10.90.113.15 with HTTP; Thu, 22 Mar 2007 03:48:00 -0700 (PDT) Message-ID: <9623c9a50703220348h52661c99j1e160996c78cf3ff@mail.gmail.com> Date: Thu, 22 Mar 2007 18:48:00 +0800 From: "Xiao-Feng Li" To: dev@harmony.apache.org Subject: Re: [DRLVM] what's the purpose to set NEXT_TO_HIGH_BIT_SET_MASK in object size? In-Reply-To: MIME-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Content-Disposition: inline References: <9623c9a50703202224s2fc4735at5e60b32c4291648d@mail.gmail.com> <9623c9a50703210459l4b81738ua89a2fd047c86c8@mail.gmail.com> <9623c9a50703210552y2e75553fn5776470780271cc1@mail.gmail.com> <9623c9a50703211701xe7c8f38xb9f305e0d76c6b96@mail.gmail.com> X-Virus-Checked: Checked by ClamAV on apache.org On 3/22/07, Pavel Pervov wrote: > I mean, if there were three conditions to fall back to slow allocation and > now there is only one such condition, is this right or it is the issue in > harmony code which should be fixed ASAP? Since finalizer is checked explicitly, the bit is never used at all. In other words, it doesn't make sense to keep the useless constraint bit in the code now. This constraint bit is still set in the code. It confuses people and requires GC to mask it to get the real allocation size. Now there is only a few places in the code base manipulating this bit (for nothing), it would be quite easy to remove them, unless there is something I missed. Thanks, xiaofeng > On 3/22/07, Pavel Pervov wrote: > > > > It is used in native override for Class.newInstance to overflow allocation > > limit in fast path and fall back to slow allocation (which ignores this bit > > set, as you've mentioned earlier). Class.newInstance is not native though > > and this code simply does not work right now. > > > > The only property gc now treats as "not-possible-to-allocate-fast" is > > "class has finalize method". > > Is this correct from algorithmic POV? > > > > WBR, > > Pavel. > > On 3/22/07, Xiao-Feng Li wrote: > > > > > > Pavel, thanks. Since the semantic of newInstance or alloc_instance or > > > gc_alloc(_fast) itself doesn't actually use NEXT_TO_HIGH_BIT, no > > > matter it is written in Java or other languages, I think NSO will not > > > use it either. Do you think so? Or would you tell me how NSO will use > > > NEXT_TO_HIGH_BIT? > > > > > > Thanks, > > > xiaofeng > > > > > > On 3/21/07, Pavel Pervov < pmcfirst@gmail.com> wrote: > > > > "is now implemented" it was supposed to be written. :) > > > > > > > > On 3/21/07, Pavel Pervov < pmcfirst@gmail.com> wrote: > > > > > > > > > > It is indirectly used in the NSO for Class.newInstance. But this > > > code is > > > > > not currently executed, since Class.newInstance is not implemented > > > in > > > > > Java. > > > > > > > > > > WBR, > > > > > Pavel. > > > > > On 3/21/07, Xiao-Feng Li wrote: > > > > > > > > > > > Pavel, Thanks for your reply. > > > > > > > > > > > > Would let me know how NEXT_TO_HIGH_BIT is used currently in DRLVM? > > > Or > > > > > > in other words, what functionalities are dependent on > > > > > > NEXT_TO_HIGH_BIT? > > > > > > > > > > > > Thanks, > > > > > > xiaofeng > > > > > > > > > > > > On 3/21/07, Pavel Pervov wrote: > > > > > > > Xiao-Feng, > > > > > > > > > > > > > > All the infructructure is in place. It is just do not work at > > > the > > > > > > moment. > > > > > > > As Class.newInstance is not native, NSO does not replace it's > > > > > > implementation > > > > > > > with VM's stub. > > > > > > > If NEXT_TO_HIGH_BIT-supporting code is to be removed, the rest > > > of the > > > > > > code > > > > > > > (NSO implementations for ia32 and ia64) has to be removed > > > altogether > > > > > > to not > > > > > > > provoke any errors in the future. > > > > > > > > > > > > > > Does removing NSO overrides for Class.newInstance look > > > reasonable for > > > > > > you? > > > > > > > > > > > > > > WBR, > > > > > > > Pavel. > > > > > > > > > > > > > > On 3/21/07, Xiao-Feng Li wrote: > > > > > > > > > > > > > > > > If no one objects, I will try to remove this flag in DRLVM. > > > > > > > > > > > > > > > > Thanks, > > > > > > > > xiaofeng > > > > > > > > > > > > > > > > On 3/21/07, Xiao-Feng Li wrote: > > > > > > > > > Hi, the source code for class preparation calls > > > > > > > > > set_instance_data_size_constraint_bit() for three > > > situations: > > > > > > special > > > > > > > > > alignment requirement, having finalizer, and to be pinned. > > > And the > > > > > > > > > comments there say the constraint bit is for GC to > > > understand. > > > > > > > > > > > > > > > > > > But current GC actually doesn't care about this bit, and > > > simply > > > > > > masks > > > > > > > > > it off. Does anybody know what are the situations for the > > > size > > > > > > > > > constraint bit to be set for allocation? > > > > > > > > > > > > > > > > > > I recall this kind of constraint bit was ORP legacy, when > > > the > > > > > > > > > intention was for gc_alloc_fast to be really fast, avoiding > > > any > > > > > > > > > special allocation treatment. So once the big flag is set, > > > > > > > > > gc_alloc_fast will simply return NULL, and the VM will > > > invoke > > > > > > gc_alloc > > > > > > > > > to accomplish the allocation. > > > > > > > > > > > > > > > > > > Now DRLVM has different processing, and the GC doesn't use > > > the > > > > > > flag in > > > > > > > > > size for allocation. I wonder what is the real purpose of > > > this > > > > > > size > > > > > > > > > flag in allocation. > > > > > > > > > > > > > > > > > > Thanks, > > > > > > > > > xiaofeng > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > -- > > > > > > > Pavel Pervov, > > > > > > > Intel Enterprise Solutions Software Division > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > -- > > > > > Pavel Pervov, > > > > > Intel Enterprise Solutions Software Division > > > > > > > > > > > > > > > > > > > > > -- > > > > Pavel Pervov, > > > > Intel Enterprise Solutions Software Division > > > > > > > > > > > > > > > -- > > Pavel Pervov, > > Intel Enterprise Solutions Software Division > > > > > > -- > Pavel Pervov, > Intel Enterprise Solutions Software Division >