harmony-commits mailing list archives

Site index · List index
Message view « Date » · « Thread »
Top « Date » · « Thread »
From "Xiaoming Gu (JIRA)" <j...@apache.org>
Subject [jira] Created: (HARMONY-5965) [drlvm][jit]generate Mnemonic_LEA LIR for Op_Shladd HIR in IA32
Date Tue, 02 Sep 2008 03:38:44 GMT
[drlvm][jit]generate Mnemonic_LEA LIR for Op_Shladd HIR in IA32

                 Key: HARMONY-5965
                 URL: https://issues.apache.org/jira/browse/HARMONY-5965
             Project: Harmony
          Issue Type: Improvement
          Components: DRLVM
            Reporter: Xiaoming Gu

In IA32 there is a quick (1 cycle) LEA instruction for loading effective address. The function
of LEA is a combination of shift-left and addition. For example LEA dst, src, 2, 4 does dst=src<<2+4.
It's usually used but not limited in element address calculation for array.

In current Ia32InstCodeSelector.cpp, the function for translating Op_Shladd HIR generates
shl and add. Since LEA has the same semantic, we could deploy it to improve performance.

This message is automatically generated by JIRA.
You can reply to this email to add a comment to the issue online.

View raw message