harmony-commits mailing list archives

Site index · List index
Message view « Date » · « Thread »
Top « Date » · « Thread »
From "Evgueni Brevnov (JIRA)" <j...@apache.org>
Subject [jira] Commented: (HARMONY-4621) [drlvm][jit] Stack misalignment when using SSE instructions
Date Mon, 22 Oct 2007 13:18:50 GMT

    [ https://issues.apache.org/jira/browse/HARMONY-4621?page=com.atlassian.jira.plugin.system.issuetabpanels:comment-tabpanel#action_12536661
] 

Evgueni Brevnov commented on HARMONY-4621:
------------------------------------------

As you pointed out there are three different areas where we may want to allign on 16-byte
boundary.

1) Local values.
2) Spilled values.
3) Input values.

In spite of common part each area reqires its own implementation. Could you answer to the
following questions...

Do you have any ideas which area is worth to start with?
Do we need to support all three cases? (I personally think that the last one is not strongly
required). 
Is it possible to provide a test case we want to optimize?

Thanks
Evgueni

> [drlvm][jit] Stack misalignment when using SSE instructions
> -----------------------------------------------------------
>
>                 Key: HARMONY-4621
>                 URL: https://issues.apache.org/jira/browse/HARMONY-4621
>             Project: Harmony
>          Issue Type: Improvement
>          Components: DRLVM
>            Reporter: Naumova Natalya 
>
> This issue is related with stack misalignment: data must be 16-bytes aligned when loading
and storing on 128bit xmm registers,  it increases the performance of SSE usage. Now we have
misalign local variables, and stack register (esp). Then we have a penalty from using xmm
registers. Can we do some optimization for better SSE using, e.g. 16-bytes allignment of esp
and all local variables? 

-- 
This message is automatically generated by JIRA.
-
You can reply to this email to add a comment to the issue online.


Mime
View raw message